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Abstract
Transient currents in atomically thin MoTe2 field-effect transistor are measured during cycles of
pulses through the gate electrode. The transients are analyzed in light of a newly proposed model
for charge trapping dynamics that renders a time-dependent change in threshold voltage the dom-
inant effect on the channel hysteretic behavior over emission currents from the charge traps. The
proposed model is expected to be instrumental in understanding the fundamental physics that governs
the performance of atomically thin FETs and is applicable to the entire class of atomically thin-based
devices. Hence, the model is vital to the intelligent design of fast and highly efficient opto-electronic
devices.
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The emerging family of atomically thin materials is fueling the development of conceptually new
technologies1 in highly-efficient optoelectronics2,3 and photonic applications,4 to name a few. The
large variety of band gap values found in layered transition metal dichalcogenides (TMDC)5,6 make
these materials especially suited for transistor applications. TMDCs are compounds with the general
formula MX2, where M is a transition metal, e.g. Mo and W, and X is an element of the chalcogen
group, S, Se and Te. They appear in a layered structure where the metal forms a hexagonal plane
and the chalcogenides are positioned over and under this plane in either a trigonal prismatic (2H), as
shown in Fig. 1(a), or octahedral (1T) stacking configuration.7 In the semiconducting 2H systems,
the compounds show a transition from indirect band gap in bulk materials to direct band gap in single
layers.8
Single and few-layers TMDCs have been implemented in a wide range of applications, ranging
from thin film transistors,9 digital electronics and opto-electronics,2,10,11 flexible electronics,12 and
up to energy conversion and storage devices.13 However, the defect states in TMDCs have an ambiva-
lent nature and can have a major positive or negative impact on the performance of atomically-thin
devices. The presence of defects in photodetectors can be beneficial since it has been shown to immo-
bilize charges at the channel which improves the gain in photodetectors14 and produces non-volatile
memory mechanisms.15 On the other hand, large hysteresis caused, for example, by charge traps2
and significant Schottky barriers16 at the metal-semiconductor interface are still a major design chal-
lenge for the realisation of novel device architectures. They have been shown to cause degradation
in the performance of transistors17 and generate high levels of flicker noise.18,19 To overcome these
challenges, hysteresis is usually avoided by encapsulation20,21 or operation under high-vacuum.22,23
Most of the current research into surface states of TMDCs has focused on the chemical origins
of charge trapping. A full understanding of their effect on the electrical properties is still lacking,
hindering the optimization of functional components. While hysteresis has been shown to correlate
with traps generated at the channel-dielectric interface and the channel-ambient interface,24,25 little
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attention has been given to the mechanisms by which immobile charges affect the conduction charac-
teristics of the devices, which is fundamentally different from those experienced in bulk devices.
In this communication we present the first study of the role of immobile charges on the electrical
transport properties of atomically thin MoTe2. This TMDC is of particular interest since its direct
band gap of 1eV26,27 matches the wavelength of maximal solar emission intensity, thus making it a
prime candidate for solar energy converters. MoTe2 is intrinsically p-doped, but can exhibit ambipolar
behavior,26,28 mobility in the range of 10–30 cm2 V−1s−1,26,29 and on-off ratios of up to 106.29
A stringent quantitative analysis demonstrates that the role of trapped charges in the operation of
MoTe2-based electronic components is a change in the threshold voltage of the field-effect transistor
(FET), effectively modulating the resistivity of the entire channel. By repeating the charge capture and
emission cycles in different drain biases we are able to distinguish between two sources of transient
behavior in MoTe2-FETs. One transient is due to emission of charges from traps to the channel,
and the other is due to time-dependent capacitive gating of the channel that produces a transient
in the effective threshold voltage. Finally, we present a complete analytical model to support our
observations. Our findings are applicable to the entire class of atomically thin-based devices and
provide a thorough understanding of charge traps and carrier dynamics which is needed to facilitate
the intelligent design of fast and highly efficient opto-electronic devices.
Few-layers MoTe2 flakes were obtained by mechanical exfoliation of 2H-MoTe2 bulk crystal (HQ
graphene) onto highly doped silicon substrates, covered with 290 nm of high-quality thermally grown
SiO2. The silicon substrate was used as a global back gate electrode, with the oxide layer acting as
a gate dielectric. Standard electron beam lithography procedure was used to pattern electrodes and
electrical leads. The contacts were then immediately metalized with 5 nm of Ti adhesion layer, and
50 nm of Au, using an electron beam evaporation system, working at very low pressure (∼ 10−8
mbar) and at long working distance, to achieve high uniformity in the deposition. The devices were
then annealed in dry Ar/H2 environment at ambient pressure for 2 hours at 200◦C. Fig. 1(b) shows a
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Figure 1: Panel (a) shows a three dimensional model of the 2H-MoTe2 crystal structure, with a single
layer of the trigonal prismatic stack. Panel (b) shows the schematics of the device architecture and
measurement setup. Panel (c) is atomic force microscope image of a typical device, showing the
source and drain symmetric electrodes and the MoTe2 flake (outlined in dashed white line). The inset
shows a scan profile (taken along the yellow line) from the substrate to the flake.
schematic representation, not to scale, of the device and the circuit details. Atomic force microscopy
measurements (Fig. 1(c)), and optical contrast (not shown here) of the flakes confirm that the surface
of MoTe2 is not visibly contaminated and that the studied flakes consists of 4 number of layers.
Low noise electrical measurements were performed in a home-built Farady cage in the dark and
in ambient conditions on more than five different devices, all showing a similar behavior. The drain
electrode was biased using a low noise voltage source and the source electrode was kept grounded
throughout the experiment. The current flowing through the source electrode was measured using a
current preamplifier. An independent voltage source-meter was used to apply a bias to the gate elec-
trode while measuring the leakage current. The response time of the system was found to be limited
only by the minimal rise time of the preamplifier, which is < 5µs. (See Supporting Information)
The electronic behavior of multiple devices was characterized by measuring their drain current vs.
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voltage response (Ids-Vds) and drain current vs. gate voltage transfer (Ids-Vgs) characteristics. Figure
2(a) shows the response curve of a typical MoTe2 transistor. The curve exhibits a slight asymmetry
with higher resistivity for negative applied drain bias, indicating that the metal-semiconductor con-
tacts form a small Schottky barrier for holes. The origin of this asymmetry about Vds = 0V is in the
different electrostatic potential seen by the source and drain electrodes. In the experiment the poten-
tial barrier at the MoTe2/source electrode interface is kept constant, as it is pinned by the gate. On
the other hand, the biased drain barrier decreases (increases) in height with positive (negative) drain
bias.30 Despite the low Schottky barrier, both the linear and the log-scale of the response curve (inset
in Fig 2(a)) show that the device is not rectifying and is, in fact, largely Ohmic in higher Vds values
(see Supporting Information).
The device transfer characteristics are shown in Fig. 2(b), taken at Vds = 1V. The curve matches
the expected behavior of an enhancement-mode p-channel transistor, showing an increase in drain cur-
rent as the gate bias grows more negative beyond the threshold voltage (Vth). From the transfer curve,
we can estimate the device mobility, µp, and sub-threshold swing, SS. Using µp =L(dIds/dVgs)/(WCoxVds)
in the linear regime of the curve, where L = 1µm and W = 3µm are the device length and width, re-
spectively, and Cox = ε0εr/d = 115µF m−2 is the gate dielectric capacitance, with ε0 the vacuum
permittivity and εr the oxide relative permittivity, we find that the mobility is between 0.12 on the
forward sweep and 0.14 cm2V−1s−1 on the back sweep. From the sub-threshold part of the curve, we
estimate a sub-threshold swing value of 4 V dec−1 using SS =
(
d log10 Id/dVg
)−1. The low value of
the mobility and the high value of the swing are indicative of the presence of mid-gap trap states.14.
In line with these findings, the gate sweep measurements also show a hysteretic behavior resulting
in a shift in Vth between the forward and backward sweeps, which changes the threshold voltage by
about ∆Vth =−4V and the charge neutrality point by about −6V, see Fig. 2(b).
To understand the physical origin of the observed changes in threshold voltage we use the well-
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Figure 2: Panel (a) shows the response (Ids-Vds) curve of a typical field effect transistor, taken with
zero gate bias (Vgs = 0). The inset shows the same curve in a semi-logarithmic scale. Panel (b) shows
the transfer (Ids-Vgs) curve of the same device taken with 1 V source drain bias (Vds) shown in a linear
(solid black) and semi-logarithmic (solid red) scale. The dashed red lines are a linear extrapolation
of the linear part of the curve, showing a change of 4 V in threshold voltage. The dashed black lines
indicate the change in the position of the charge neutrality point. The arrows indicate the back gate
sweep direction. Panels (c) and (d) show schematic energy band diagrams for the emission (c) and
capture process (d) when the channel is in the “off state” and “on state”, respectively. EC, EV , EF ,
ET 1 and ET 2 are the conduction band minimum, the valance band maximum, the Fermi energy, the
shallow midgap state and deep midgap state energy, respectively.
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known equation that describes Vth in field-effect transistors:
Vth =ΦMS− QiCox −
QT
Cox
−∆EF (1)
where ΦMS is the difference between the metal and semiconductor workfunctions when all the ter-
minals are grounded, Cox is the gate dielectric capacitance, Qi is the static charge density within the
dielectric, QT is the trapped charge density at the interface between the dielectric and the conductive
channel and ∆EF is the shift in the Fermi Energy, required to turn the transistor on. From Eq. 1 it is
clear that the only parameter that can change during the back gate sweep is the population of midgap
traps, QT , indicating that positive charges (holes) are immobilized during the sweep. The process
of charge trapping is illustrated in the energy band diagrams of Fig. 2(c+d) using two ”donor-type”
mid-gap states. In the “off state”, where the Fermi level is above the trap levels (ET 1 and ET 2) the
traps are occupied by an electron and are neutral. In the “on state”, the traps are void of electrons
(occupied by a hole) and are positively charged.
A priori, the observed hysteresis can be due to charge trapping in the metal-semiconductor in-
terface, i.e. localized at the contacts region, or at the entire surface area of the channel, i.e. at the
semiconductor-dielectric and -ambient interface. However, the changes in the transfer curve strongly
suggest that most of the charge trapping occurs throughout the entire area of the conductive channel,
rather than at the metal-semiconductor interface. The noticeable shift in the charge neutrality point
with respect to the gate bias (minimal conductivity in the log-scale, red curve) in Fig. 2(b), is indica-
tive of a change in effective doping of the channel due to the space charge region generated by the
immobilized charges. In contrast, a change in the degree of Fermi-level pinning at the contacts would
have manifested primarily in changes in the linear slope of the logarithmic curve (the sub-threshold
slope) and by changes in the width of the neutrality point. Assuming that the trapped charges are
distributed in the channel, an assumption that is further validated by the analysis of the threshold tran-
sients, we can estimate that the difference in trapped charge density between the forward and back
sweep is about 4.3×1011cm−2, using ∆QT = ∆VCox.
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To gain insight on the dynamics of the charge traps, their effect on the transfer currents and their
role in producing hysteretic cycles, we have monitored the transport characteristics while pulsing the
gate electrode from “open” (more negative) to a “close” (more positive) value. The drain current was
recorded over long periods of time (60-90 minutes) while the gate was repeatedly pulsed between
Vgs = −10V to open the channel and Vgs = 0V to close it (Top panel in Fig. 3(a)). As the pulse on
gate drives the channel from a close to an open state, a sudden rise of the current in the channel is
measured followed by a fast decay. When the gate is pulsed back to the closed state, the current drops
down and then slowly begins to recover. The decay in current in the open state is due to the capturing
of holes in mid-gap traps that shifts the threshold voltage to a more negative value (red arrows in Fig.
2(d)), effectively closing the channel. On the other hand, the recovery in the off state is due to the
holes that are emitted from the traps (blue arrow in Fig. 2(c)) shifting Vth to a less negative value.
While the capture process is spontaneous and fast, the emission mechanism is thermally activated
and, therefore, significantly slower then the capture rates.
The vast majority of models used to quantify the time-dependent behavior of charge emission from
mid-gap traps are based on Schottky or asymmetric diode structures.31,32 These models accurately
describe the currents, and the resulting transient changes in capacitance, that are associated solely
with the emission of charges from traps back into the circuit. However, transient changes in threshold
voltage should affect the measured current in a completely different way, which has not yet been
studied though it plays a pivotal role for the development of fast opto-electronic applications.
To elucidate the fundamental difference in transient behaviors, we must first describe the main
aspects of the conventional semiconductor model for current transients. When the emission of charges
from depletion regions takes place, the current has a constant (saturation) component, which is a
function of the applied bias, and a transient component which is the emission current:
I(t) = I0 +
qNT A
τ
e−t/τ (2)
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Figure 3: Panel (a) shows the gate pulse cycles. The “On” and “Off” segments are highlighted. On the
top, the applied gate voltage during each segment. On the bottom Panel: The drain current during the
capture (on red background) and emission (on white background) segments. (b) An emission segment,
recorded at Vgs = 0V and Vds = 1V , averaged over four cycles. The black circles are the measured
data and the red curve is the fit to a double-exponential rise equation. (c) Emission segments, recorded
at Vgs = 0V and varying Vds values, from 0.2V to 1.0V in 0.2V intervals. The circles are the measured
data and the solid curves are the double-exponential fits. (d) The pre-exponential coefficients for the
short emission coefficients, A1 (Top Panel) and long emission coefficient A2. The red line represents
the best linear fit. Inset: An equivalent circuit diagram of the transient threshold model proposed here.
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I0 is the saturation current, q is the elementary charge and A is the surface area of the device contact.
Within this model, the time dependence of the transient current is a function of the density of trapped
charges (NT ) and the decay coefficient τ which is a function of the energetic position of the trap with
respect to the valance band.(see supporting information). However, in atomically thin MoTe2 FET,
the high sensitivity of the conducting channel to its surrounding media means that the charge carrier
dynamics can lead to significant shifts in threshold voltage and charge neutrality point, effectively
changing the resistance of the entire channel. Hence, an inclusive model in which the resistivity
changes with time is needed. To this end, we use the well known expression that describes the linear
regime of the transfer curve, where the current is determined by:33
Id(t) =
WµpCox
L
(
Vth(t)−Vg
)
Vd (3)
Where W and L is the channel width and length, respectively, and µp is the hole mobility. Since
in atomically-thin FETs, the only time-dependent component of the threshold voltage (Eq. 1) is the
density of trapped charges we can write dVth(t)/dt = −(q/Cox)(d pT (t)/dt) where pT = QT/q is
the density of occupied traps. To obtain a full description of the threshold voltage transient, Vth(t),
we assume that the density of free carriers, p, directly correlates to the equilibrium density p0, by
p = p0 − pT , i.e. that there is no net injection of charges through the contacts. We further use
the well-known result of the Shockley-Reed-Hall derivation to write the time-dependent density of
occupied traps as pT (t) = NT e−t/τ . The transient of the threshold voltage then becomes:
Vth(t) = Vth,sat− qNT e
−t/τ
Cox
(4)
where all the time-independent quantities have been grouped in Vth,sat for convenience. With the
expression for Vth(t) from Eq. 4, the expression for the transient current is readily obtained:
Id(t) = Id,sat− qWµpNT VdL e
−t/τ . (5)
The expression in Eq. 5 has one striking difference from the conventional expression for current
transient (Eq. 2), it is linear with drain bias. Qualitatively, this is a simple manifestation of Ohm’s
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law: as the resistance of the conductive channel changes with time, the current responds linearly,
proportional to the applied bias.
In the emission segments of the gate-pulse experiment, we find that a significant increase in cur-
rents occurs on a very short time scales, while a further, slower increase is easily discernible in longer
time scales. This behaviour cannot be satisfied by a single exponential fit but is in excellent agree-
ment with adouble exponential rise equation in the form I(t) = I0 +A1e−t/τ1 +A2e−t/τ2 (red line in
Fig. 3(a)) suggesting that there are two types of traps25, a shallow trap and a deeper one, corre-
sponding to emission coefficients τ1 ≈ 250s and τ2 ≈ 2,900s. Fig. 3(b) shows the recovery currents,
measured by pulsing the gate between -10 V and 0 V at drain bias values ranging from 0.2 V to 1 V.
The curves are then fitted with a double exponential rise curve, without any assumption on the form
of the pre-exponential factors, A1 and A2, while maintaining the emission constants within reasonable
boundaries.
To distinguish between the different contributions to the transient current, the pre-exponential
factors of the shallow and deep traps are plotted in Fig. 3(d) on the top and bottom panel, respectively.
Within the measurement error, it is clear that the pre-exponential factor of the transient current that is
due to emission from the shallow traps is constant, and independent of the drain bias. This suggests
that the measured signal is, indeed, the emission current from the traps. For the deep traps, the pre-
exponential factors are found to have a linear dependence on Vds. This is expected for deep traps
that are uniformly distributed about the conductive channel and are not simply concentrated at the
metal-semiconductor interface, and is consistent with the analysis of the hysteresis of the gate bias
measurements. Comparing the two panels in Fig. 3(d) reveals two striking features in the transient
mechanism. First, the two orders of magnitude difference in the pre-exponential coefficients show that
the threshold transient is the significant factor, governing the transistor response over time. Second,
the change in the trap population (∆NT = L(dA2/dVd)/(qWµp) ∼ 109 cm−2) is a small fraction of
the overall estimated density of 1012 states per cm2,34 corresponding to the small dynamic window
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of operation used here. This emphasizes the significant role that the threshold voltage transients play
in the behavior of atomically thin MoTe2 transistors.
The presented model of the threshold voltage transients is general, since it does not take into
account features which are specific to MoTe2. For example, similar studies conducted on WS2 grown
by chemical vapor deposition also show a bi-exponential decays of the transient current which is fully
captured by our model (see Supporting Information).Most importantly, this model is independent of
the spatial location of trapped charge states (e.g. semiconductor-substrate or -ambient interface) and it
is universally valid for semiconductor channels thickness that are significantly smaller than the Debye
screening length, a condition easily met in emerging atomically thin materials. Our proposed model
of threshold voltage transients can be further expanded and included in well established methodology
of charge trap spectroscopy, whether probed by temperature scans35 or by optical means.36 However,
the added simplicity of our methodology means that it can be applied to a variety of materials and
substrates, including those that are photo-active, or temperature sensitive.
Finally, we calculate the overall resistance of the device and find that the transient resistance
operates in parallel to the saturation resistance:(
dId(t)
dVd
)
=
(
dId,sat(t)
dVd
)
− qWµpNT
L
e−t/τ (6)
or R−1 = R−1sat + R−1trans which is a strong indication to the fact that both factors indeed stem from
the channel itself. We note that the addition of series resistance to the circuit, such as contact resis-
tance, does not affect the time-dependent characteristics of the model, as is discussed in details in the
Supporting Information.
In conclusion, we have demonstrated a new approach to the analysis of charge trapping and tran-
sient response of TMDC-based FETs, which paves the way to a better understanding of the role of
mid-gap state in the operation novel devices. Using a simple two terminal model system, we were
able to distinguish between currents associated with the emission of trapped charges into the circuit
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and currents that evolve in time due to the changes in effective threshold voltage across the channel.
The mechanism of threshold voltage transients which we study and model is not limited to MoTe2
but it is valid to any device based on atomically thin materials. Indeed, as long as the channel depth
is much smaller than the Debye screening length, the threshold voltage will be strongly modulated by
the formation of space charge regions at both the semiconductor-dielectric and -ambient interfaces.
Our model, which describes the basic physics that govern the hysteretic characteristics of atomically
thin FETs, is instrumental for the design of defect-based devices, such as photodetectors and memory
devices, as well as provides a new methodology to study the nature of these defects.
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Additional Results
MoTe2 transfer and transient curves
The transfer curves, Ids-Vgs of two additional devices are shown in Fig. S1(a) and (b). The curves
show that different devices, with different resistance and quantitative gate responses show a similar
qualitative behavior. For the device shown in Fig. S1(a), the mobility is 0.04 cm2 V−1s−1 and
the sub-threshold swing is ∼ 13 V dec−1, whereas the device in Fig. S1(b) has a mobility of 0.15
cm2 V−1s−1 and subthreshold swing value similar to the former device. Strikingly, given the large
variation in quantitative properties, the trend in behavior, both in the transfer curves and the transient
curves (Fig. S2) remains similar in all devices, which is a strong indication to the validity of the
proposed model.
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Figure S1: Two additional transfer (Ids-Vgs) curves of MoTe2 devices. The black curves are shown
on a linear scale and the red curves on a semi-logarithmic scale. Arrows indicate the sweep direction
The transient response to gate pulses was measured on several devices, with different pulse
heights. Here we show an analysis done on three additional devices. The results shown in Fig.
S1(a) and (d) were collected by pulsing the gate between Vgs = −10 V (“open”) and Vgs = −5 V
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(“close”). The results shown for the next two devices were collected using the same dynamic window
of ∆Vgs = 10 V, as the device discussed in the main text, and the gate was pulsed between Vgs =−20
V (“open”) and Vgs = −10 V (“close”). The transfer properties of all the MoTe2 transistors are
qualitatively comparable.
The transient curves shown in Fig. S1 (a) have a slower rise in the lower values of Vds. Indeed,
the pre-exponential decay factor of the deep traps, A2 are constant up to Vds = 0.4 V and sub-linear
up until Vds = 0.6 V. This result is attributed to the high conductivity of the channel at Vgs = −5
V and the low drift velocity across the channel at Vds ≤ 0.6 V. In this combination of parameters
the magnitude of the emission current is comparable or larger than the drift current in the channel
and, therefore, is the dominant current in the system. However, as the drift velocity increases with
increased Vds, the threshold voltage transient becomes more dominant, as is evident from the linear
dependence of the pre-exponential decay factor in Vds.
In contrast, the transient curves shown in Fig. S1 (b) and (c) are of devices with higher resistivity
than that of the device discussed in the main text, as is evident from the lower currents. While in these
devices, the linear trend (Fig. S1 (e) and (f)) is visible from Vds = 0.2 V onwards, the shape of the
transient curves in Fig S1 (b) is quite different from those of the other reported devices. From the
analysis, we find that the emission currents from the shallow traps happen at time constants, τ1 ≈ 0.4
s, much smaller than the other reported devices, where τ1 is in the order of a few tens of seconds.
We can, therefore, conclude that in this device, the contribution of the emission currents from the
shallow traps were negligible, eliminating the initial (fast) recovery, and thus changing the shape of
the transient curves.
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Figure S2: (a)–(c) Current recovery segments, for three different devices, recorded at Vgs = −5 V
(panel (a)) and Vgs = −10 V (panels (b) and (c)) and varying Vds values, from 0.2V to 1.0V in
0.2V intervals. The circles are the measured data and the solid curves are the double-exponential fits.
(d)–(f) The pre-exponential coefficients for the short emission coefficients, A1 (Top Panel) and long
emission coefficient A2. Fig S1(d) includes results from Vds values that are not shown in (a). The red
line represents the best linear fit.
Threshold voltage transients in WS2
The mechanism of threshold voltage transient changes to the conduction of the channel is not
limited to devices with high density of trap states. To illustrate the generality of the model, we
present some of the threshold voltage transients measured in a CVD grown bilayer WS2 transistor,
which was in-situ annealed and measured in vacuum (< 2×10−7 mbar)
The transfer curve in Fig S3 (a) shows that in the WS2 transistors, the hysteresis is significantly
lower than that found in the MoTe2. The transient curves and emission coefficients measurements for
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Figure S3: (a) Transfer curves (Ids-Vgs) of a CVD-grown WS2 transistor in the linear (black) and
semi-logarithmic (red) scales. (b) Current recovery segments recorded at Vgs = 10 V and varying Vds
values, from 0.2V to 1.0V in 0.2V intervals. The circles are the measured data and the solid curves are
the double-exponential fits. (c) The pre-exponential coefficients for the short emission coefficients,
A1 (Top Panel) and long emission coefficient A2. The solid lines represent the best linear fit.
WS2 clearly show that the same mechanism of time dependent resistance governs the behavior of the
charge conduction in the channel, see Fig. S3 (b) and (c), respectively. Even though the charge carrier
mobility in WS2 is more than 100 times larger than that in the studied MoTe2, we still find that both
the short lived and the long lived traps contribute to the modulation of channel resistance.
Response Time of the setup
To ensure that the measured results are not an artefact of the measurement, the response time of
the set-up was measured by pulsing the gate source unit and recording the current through a resistor
of comparable resistance to that of the channel (∼ 1 GΩ). The rise time of the current was found
to be less than 2 µs, corresponding to the rise time of the current preamplifier. The current follows
an exponential rise equation with a rise coefficient τ = 0.22 µs, thus ensuring that the time response
measured o the atomically thin MoTe2 is solely due to the carrier dynamics in the device. Fig. S3
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Figure S4: The rise time of the set-up, recorded using a 1 GΩ resistor
shows the measured rise time of the current.
Detailed Derivation of the Threshold Transient Model
Classical Current Transient Theory To allow for a thorough discussion of the difference between
the classical model of transient currents and the newly presented model which accurately describes
the carrier dynamics in atomically thin MoTe2-FETs, we must first present the main aspects of the
classical current transients theory. We present an analysis for the process of capturing holes near the
valance band maximum (EV ), as this is the relevant process for p-doped MoTe2.
The rate of capturing holes from the valance band (Rhc) is proportional to the density of holes in
the valance band (p) and the density of unoccupied traps (NT − pT ), where NT is the total density of
trapping states and pT is the density of occupied states. It’s important to note here that “unoccupied”
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from holes means occupied by electrons and electrically neutral.
Rhc ≡ ∂ p∂ t
∣∣∣∣
capture
=−cp(NT − pT )p (7)
Where cp is the capture coefficient for holes, and it equals the thermal velocity, vth, multiplied by the
capture cross section, σp.
The emission of holes from the traps is described using same considerations without taking into
account the unoccupied states in the valance band, since it is assumed that for a non-degenerate
semiconductor the emission rate is not limited by it.
Rhe ≡ ∂ p∂ t
∣∣∣∣
emission
= ep pT (8)
Where ep is the emission rate of holes from traps to the valance band. It is therefore clear, that the
total change in trap occupation is given by:
Rp =
∂ p
∂ t
∣∣∣∣
capture
+
∂ p
∂ t
∣∣∣∣
emission
= ep pT − cp(NT − pT )p (9)
With the traps saturated we can write NT = pT and the capture rate will become zero.
Rp =
∂ p
∂ t
= ep pT (10)
In a simple process where every hole added to the valance band is removed from a trap (i.e. without
any further charge injection), it is clear that:
∂ p
∂ t
+
∂ pT
∂ t
= 0 (11)
Combining Eq. 11 with Eq. 10 yields
pT = pT (0)e−t/τ (12)
Where τ = 1/ep is the decay constant per trap, and pT (0) = NT is the trap occupation at the saturation
point.
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In the classical case, where the entire contribution to the current transient is from charges that are
emitted from the traps back into the circuit, the current transient is given by I(t) = I0 +qRpA, Where
I0 is the steady state current, and A is the area from which charges are emitted. Using Eq. 12, one can
write an explicit expression for the current transient
I(t) = I0 +
qNT A
τ
e−t/τ (13)
Derivation of the Threshold Voltage Transient For time-dependent currents that stem from evo-
lution of the threshold voltage in the field-effect transistor (FET), there are a few parameters that
determine the current transient. First, the current equation for an FET in the linear regime is
Id(t) =
WµpCox
L
(
Vth(t)−Vg
)
Vd (14)
Where Id is the drain current, W and L are the channel width and length, respectively, µp is the mo-
bility of the holes, Cox is the capacitance of the gate dielectric, and Vth and Vg are the FET threshold
voltage for conduction and the gate bias, respectively. The threshold voltage is given by
Vth(t) =ΦMS− QT (t)Cox −∆EF (15)
Where ΦMS is the difference in workfunction between the gate electrode and the conduction channel
and QT (t) = (Q0 +qpT (t)) accounts for both the stationary charges in the oxide (Q0) and the dynamic
charges that are trapped and de-trapped on the channel. It is important to note here that in contrast to
a conventional inversion-based FET, the MoTe2 is an accumulation-based transistor. Therefore, the
“textbook” 2φF expression for strong inversion has been substituted here for a general ∆EF which
represent the change in Fermi energy required to “open” the channel. From this equation, one can
easily write an expression to describe the dynamics of the threshold voltage
dVth(t)
dt
=− q
Cox
d pT (t)
dt
(16)
Using a simple model for the concentration of free charge carriers p(t) =
(
Cox(Vth(t)−Vg)
)
/q, it’s
easy to see that charge is conserved in this model, p = p0− pT , where p0 is the total density of
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holes in the valance band in equilibrium conditions and without traps, and is constant. Using the
previously found expression for the emission rate, we can now write an expression for the time-
dependent threshold voltage
Vth =ΦMS− Q0Cox −
qNT e−t/τ
Cox
−∆EF = Vth,sat− qNT e
−t/τ
Cox
(17)
Where on the right hand side, all the terms that are time-independent were grouped together into
Vth,sat The current then becomes
Id(t) =
WµpCox
L
(
Vth,sat− qNT e
−t/τ
Cox
−Vg
)
Vd = Id,sat− qWµpNT VdL e
−t/τ (18)
Finally, to account for the case where the a resistance in series (e.g., contact resistance) plays an
important role in the device performance, we add a constant resistance term, RS to Eq. 14:
Id(t) =
WµpCox
L
(
Vth(t)−Vg
)
(Vd− IdRS) (19)
From this equation, we can easily isolate the current term:
Id(t) =
WµpCox
L
(
Vth(t)−Vg
)
1+ WµpCoxL
(
Vth(t)−Vg
)
RS
Vd (20)
Which is still linear with Vd, in accordance with Ohm’s law. The importance of this result is clear
when we examine the limits where the contact resistance is much larger than the channel resistance,
i.e., when RS 
(
WµpCox
L
(
Vth(t)−Vg
))−1
. In this limit, the current simply reduces to Id = VdR−1S
which is time-independent. On the other limit, RS 
(
WµpCox
L
(
Vth(t)−Vg
))−1
, Eq. 20 simply
reduces back to Eq. 14. The dominant time-dependent characteristics of the emission currents are
therefore a strong indication that the major contribution to the transient profile stems from the time-
dependent changes in the channel resistance.
25
